Showing 1 - 5 results of 5 for search 'Govindarajan, S.', query time: 0.01s Refine Results
  1. 1
    An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications

    An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications by Ouaiss, I.

    Published 2017
    Other Authors: Get full text
    Get full text
    Get full text
    Get full text
    conferenceObject
    Save to List
    Saved in:
  2. 2
    An automated temporal partitioning tool for a class of DSP applications

    An automated temporal partitioning tool for a class of DSP applications by Ouaiss, Iyad

    Published 1998
    Other Authors: “…Govindarajan, Sriram…”
    Get full text
    Get full text
    Get full text
    conferenceObject
    Save to List
    Saved in:
  3. 3
    An effective design system for dynamically reconfigurable architectures

    An effective design system for dynamically reconfigurable architectures by Ouaiss, I.

    Published 2017
    Other Authors: “…Govindarajan, S.…”
    Get full text
    Get full text
    Get full text
    Get full text
    conferenceObject
    Save to List
    Saved in:
  4. 4
    A unified specification model of concurrency and coordination for synthesis from VHDL

    A unified specification model of concurrency and coordination for synthesis from VHDL by Ouaiss, Iyad

    Published 2017
    Other Authors: “…Govindarajan, Sriram…”
    Get full text
    Get full text
    Get full text
    conferenceObject
    Save to List
    Saved in:
  5. 5
    An integrated partitioning and synthesis system for dynamically reconfigurable Multi-FPGA architectures

    An integrated partitioning and synthesis system for dynamically reconfigurable Multi-FPGA architectures by Ouaiss, Iyad

    Published 2017
    Other Authors: “…Govindarajan, Sriram…”
    Get full text
    Get full text
    Get full text
    Get full text
    conferenceObject
    Save to List
    Saved in:

Search Tools: