Digital Logic Design
CPEG
Saved in:
| Main Author: | |
|---|---|
| Published: |
2026
|
| Online Access: | http://hdl.handle.net/11675/13829 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1870679721154445312 |
|---|---|
| author | Sultan, Khalid |
| author_facet | Sultan, Khalid |
| author_role | author |
| dc.creator.none.fl_str_mv | Sultan, Khalid |
| dc.date.none.fl_str_mv | 2026 2026-05-04T12:21:56Z 2026-05-04T12:21:56Z |
| dc.format.none.fl_str_mv | application/pdf |
| dc.identifier.none.fl_str_mv | CPEG 210 http://hdl.handle.net/11675/13829 |
| dc.publisher.none.fl_str_mv | College of Engineering and Applied Sciences |
| dc.relation.none.fl_str_mv | 2 M. Morris Mano and M. D. Ciletti, Digital Design with an introduction to VHDL, 5th Edition, Pearson Publishers. |
| dc.title.none.fl_str_mv | Digital Logic Design |
| dc.type.*.fl_str_mv | info:eu-repo/semantics/publishedVersion |
| description | CPEG |
| id | AUKR_29d76394804c9ea175bb53da683b02a2 |
| identifier_str_mv | CPEG 210 |
| network_acronym_str | AUKR |
| network_name_str | AU Kuwait Rep |
| oai_identifier_str | oai:dspace.auk.edu.kw:11675/13829 |
| publishDate | 2026 |
| publisher.none.fl_str_mv | College of Engineering and Applied Sciences |
| repository.mail.fl_str_mv | |
| repository.name.fl_str_mv | |
| repository_id_str | |
| spelling | Digital Logic DesignSultan, KhalidCPEGCollege of Engineering and Applied Sciences20262026-05-04T12:21:56Z2026-05-04T12:21:56Zapplication/pdfCPEG 210http://hdl.handle.net/11675/138292M. Morris Mano and M. D. Ciletti, Digital Design with an introduction to VHDL, 5th Edition, Pearson Publishers.info:eu-repo/semantics/publishedVersionoai:dspace.auk.edu.kw:11675/138292026-05-05T04:15:57Z |
| spellingShingle | Digital Logic Design Sultan, Khalid |
| status_str | publishedVersion |
| title | Digital Logic Design |
| title_full | Digital Logic Design |
| title_fullStr | Digital Logic Design |
| title_full_unstemmed | Digital Logic Design |
| title_short | Digital Logic Design |
| title_sort | Digital Logic Design |
| url | http://hdl.handle.net/11675/13829 |