Digital Logic Design Lab
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| منشور في: |
2018
|
| الوصول للمادة أونلاين: | http://hdl.handle.net/11675/3306 |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
| _version_ | 1870679729160323072 |
|---|---|
| author | Hassanein, Ahmed |
| author_facet | Hassanein, Ahmed |
| author_role | author |
| dc.contributor.none.fl_str_mv | College of Arts and Sciences |
| dc.creator.none.fl_str_mv | Hassanein, Ahmed |
| dc.date.none.fl_str_mv | 2018-06-01T12:39:54Z 2018-06-01T12:39:54Z 2018 |
| dc.format.none.fl_str_mv | application/pdf |
| dc.identifier.none.fl_str_mv | CPEG 210L http://hdl.handle.net/11675/3306 |
| dc.language.none.fl_str_mv | en_US |
| dc.publisher.none.fl_str_mv | Electrical and Computer Engineering |
| dc.relation.none.fl_str_mv | Section 3 No textbook |
| dc.title.none.fl_str_mv | Digital Logic Design Lab |
| dc.type.none.fl_str_mv | Syllabus info:eu-repo/semantics/publishedVersion |
| id | AUKR_75cfaa4e48ab62e960edc3b3650427f5 |
| identifier_str_mv | CPEG 210L |
| language_invalid_str_mv | en_US |
| network_acronym_str | AUKR |
| network_name_str | AU Kuwait Rep |
| oai_identifier_str | oai:dspace.auk.edu.kw:11675/3306 |
| publishDate | 2018 |
| publisher.none.fl_str_mv | Electrical and Computer Engineering |
| repository.mail.fl_str_mv | |
| repository.name.fl_str_mv | |
| repository_id_str | |
| spelling | Digital Logic Design LabHassanein, AhmedElectrical and Computer EngineeringCollege of Arts and Sciences2018-06-01T12:39:54Z2018-06-01T12:39:54Z2018Syllabusinfo:eu-repo/semantics/publishedVersionapplication/pdfCPEG 210Lhttp://hdl.handle.net/11675/3306en_USSection 3No textbookoai:dspace.auk.edu.kw:11675/33062022-01-12T06:06:46Z |
| spellingShingle | Digital Logic Design Lab Hassanein, Ahmed |
| status_str | publishedVersion |
| title | Digital Logic Design Lab |
| title_full | Digital Logic Design Lab |
| title_fullStr | Digital Logic Design Lab |
| title_full_unstemmed | Digital Logic Design Lab |
| title_short | Digital Logic Design Lab |
| title_sort | Digital Logic Design Lab |
| url | http://hdl.handle.net/11675/3306 |