Evolutionary algorithms for state justification in sequential automatic test pattern generation

Sequential circuit test generation using deterministic, fault-oriented algorithms is highly complex and time consuming. New approaches are needed to enhance the existing techniques, both to reduce execution time and improve fault coverage. Evolutionary algorithms have been effective in solving many...

وصف كامل

محفوظ في:
التفاصيل البيبلوغرافية
المؤلف الرئيسي: El-Maleh, Aiman H. (author)
مؤلفون آخرون: Sait, Sadiq M. (author), Shazli, Syed Z. (author), unknown (author)
التنسيق: article
منشور في: 2005
الموضوعات:
الوصول للمادة أونلاين:https://eprints.kfupm.edu.sa/id/eprint/261/1/J_ElMaleh_EISEEC_March2005.pdf
الوسوم: إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
_version_ 1864513379809361920
author El-Maleh, Aiman H.
author2 Sait, Sadiq M.
Shazli, Syed Z.
unknown
author2_role author
author
author
author_facet El-Maleh, Aiman H.
Sait, Sadiq M.
Shazli, Syed Z.
unknown
author_role author
dc.creator.none.fl_str_mv El-Maleh, Aiman H.
Sait, Sadiq M.
Shazli, Syed Z.
unknown
dc.date.none.fl_str_mv 2005-03
2020
dc.format.none.fl_str_mv application/pdf
dc.identifier.none.fl_str_mv https://eprints.kfupm.edu.sa/id/eprint/261/1/J_ElMaleh_EISEEC_March2005.pdf
(2005) Evolutionary algorithms for state justification in sequential automatic test pattern generation.
dc.language.none.fl_str_mv en
dc.relation.none.fl_str_mv https://eprints.kfupm.edu.sa/id/eprint/261/
dc.rights.*.fl_str_mv info:eu-repo/semantics/openAccess
dc.subject.none.fl_str_mv Computer
dc.title.none.fl_str_mv Evolutionary algorithms for state justification in sequential automatic test pattern generation
dc.type.none.fl_str_mv Article
PeerReviewed
info:eu-repo/semantics/publishedVersion
info:eu-repo/semantics/article
description Sequential circuit test generation using deterministic, fault-oriented algorithms is highly complex and time consuming. New approaches are needed to enhance the existing techniques, both to reduce execution time and improve fault coverage. Evolutionary algorithms have been effective in solving many search and optimization problems. A common search operation in sequential Automatic Test Pattern Generation is to justify a desired state assignment on the sequential elements. State justification using deterministic algorithms is a difficult problem and is prone to many backtracks, which can lead to high execution times. In this work, a hybrid approach which uses a combination of evolutionary and deterministic algorithms for state justification is proposed. A General Algorithm is employed, to engineer state justification sequences vector by vector. This is in contrast to previous approaches where GA is applied to the whole sequence. The proposed method is compared with previous GA-based approaches. Significant improvements have been obtained for ISCAS benchmark circuits in terms of state coverage and CPU time. Furhtermore, it is demonstrated that the state justification sequence generated, helps the ATPG in detecting a large number of hard to detect faults.
eu_rights_str_mv openAccess
format article
id KFUPM_0e9898e827f8222a12307dfb909026f2
identifier_str_mv (2005) Evolutionary algorithms for state justification in sequential automatic test pattern generation.
language_invalid_str_mv en
network_acronym_str KFUPM
network_name_str King Fahd University of Petroleum and Minerals
oai_identifier_str oai::261
publishDate 2005
repository.mail.fl_str_mv
repository.name.fl_str_mv
repository_id_str
spelling Evolutionary algorithms for state justification in sequential automatic test pattern generationEl-Maleh, Aiman H.Sait, Sadiq M.Shazli, Syed Z.unknownComputerSequential circuit test generation using deterministic, fault-oriented algorithms is highly complex and time consuming. New approaches are needed to enhance the existing techniques, both to reduce execution time and improve fault coverage. Evolutionary algorithms have been effective in solving many search and optimization problems. A common search operation in sequential Automatic Test Pattern Generation is to justify a desired state assignment on the sequential elements. State justification using deterministic algorithms is a difficult problem and is prone to many backtracks, which can lead to high execution times. In this work, a hybrid approach which uses a combination of evolutionary and deterministic algorithms for state justification is proposed. A General Algorithm is employed, to engineer state justification sequences vector by vector. This is in contrast to previous approaches where GA is applied to the whole sequence. The proposed method is compared with previous GA-based approaches. Significant improvements have been obtained for ISCAS benchmark circuits in terms of state coverage and CPU time. Furhtermore, it is demonstrated that the state justification sequence generated, helps the ATPG in detecting a large number of hard to detect faults.2005-032020ArticlePeerReviewedinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/articleapplication/pdfhttps://eprints.kfupm.edu.sa/id/eprint/261/1/J_ElMaleh_EISEEC_March2005.pdf (2005) Evolutionary algorithms for state justification in sequential automatic test pattern generation. enhttps://eprints.kfupm.edu.sa/id/eprint/261/info:eu-repo/semantics/openAccessoai::2612019-11-01T13:23:16Z
spellingShingle Evolutionary algorithms for state justification in sequential automatic test pattern generation
El-Maleh, Aiman H.
Computer
status_str publishedVersion
title Evolutionary algorithms for state justification in sequential automatic test pattern generation
title_full Evolutionary algorithms for state justification in sequential automatic test pattern generation
title_fullStr Evolutionary algorithms for state justification in sequential automatic test pattern generation
title_full_unstemmed Evolutionary algorithms for state justification in sequential automatic test pattern generation
title_short Evolutionary algorithms for state justification in sequential automatic test pattern generation
title_sort Evolutionary algorithms for state justification in sequential automatic test pattern generation
topic Computer
url https://eprints.kfupm.edu.sa/id/eprint/261/1/J_ElMaleh_EISEEC_March2005.pdf