Text this: Efficient test relaxation techniques for combinational logic circuits