A new static differential CMOS logic with superior low power performance
A new differential static CMOS logic (DSCL) family is devised. The new circuit is fully static, making it simple to design. The circuit topology of the DSCL and its operation is explained. Its performance in terms of delay, power, and area is compared to that of conventional static differential logi...
Saved in:
| Main Author: | Elrabaa, M.E.S. (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | article |
| Published: |
2003
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14779/1/14779_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14779/2/14779_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
"Analogue CMOS, low-voltage, current-mode implementation of digital logic gates"
by: Abuelma’atti, M.T.
Published: (2005) -
REVIEW OF HIGH-SPEED DIGITAL CMOS CIRCUITS
by: Elrabaa1, Muhammad E. S.
Published: (2020) -
A CMOS bandpass filter for low-IF bluetooth receivers
by: Alzaher, H.A.
Published: (2006) -
An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications
by: Elrabaa, M.E.S.
Published: (2006) -
CMOS/BiCMOS mixed design using tabu search
by: Sait, Sadiq M.
Published: (1998)