DFT for controlled-impedance I/O buffers
This paper presents an architecture that enhances the testability of controlled-impedance buffers (CIBs). By testing CIBs digitally, the new architecture overcomes most of the problems with the traditional testing method. Most of these problems are test cost related. While reducing the test cost, th...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | article |
| Published: |
2006
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14367/1/14367_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14367/2/14367_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|