BIT-SLICE MICROPROCESSOR-BASED COMMUNICATIONS DECODER
Abstract The hardware design of a bit-slice microprocessor-based realtime cyclic error-correcting communications decoder is presented. A microprocessor-based architecture is preferred because of its programmability, low cost and simplicity of design. To augment the throughput of the decoder for real...
Saved in:
| Main Author: | SOOMRO, AA (author) |
|---|---|
| Other Authors: | Sait, Sadiq M. (author), Rahman, M (author), unknown (author) |
| Format: | article |
| Published: |
2020
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/303/1/bit_slice.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A GENERAL REAL-TIME DECODER BASED ON AMD2900 DEVICES
by: SOOMRO, AA
Published: (2020) -
A microprocessor-based digital wattmeter system design
by: Shwehdi, M.H.
Published: (1996) -
GAP - A GENETIC ALGORITHM APPROACH TO OPTIMIZE 2-BIT DECODER PLAS
by: Benten, M. S.
Published: (2020) -
Applying Static Slicing to UCM Specifications
by: unknown
Published: (2020) -
Bit error probability of bit-interleaved coded modulation (BICM) in wireless environments
by: Zummo, S.A.
Published: (2005)