Text this: Optimization of 3-D VLSI Cell Placement for Reduction in TSVs and Area