Text this: An Efficient Test Relaxation Technique for Synchronous Sequential Circuits