Text this: Fault characterization and testability considerations in multi-valued logic circuits.