Designing a self-timed arithmetic logic unit
Saved in:
| Main Author: | Maadi, Feras Ali Mohammed (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | masterThesis |
| Published: |
2004
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/10126/1/10126.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Built-in self test logic for a histogrammer memory chip
by: Hamzah, Azzam Ahmad
Published: (1993) -
Arithmetic optimization algorithm: a review and analysis
by: Abualigah, Laith
Published: (2024) -
Fuzzy logic-based PID self-tuning
by: Al-Nemer, Taher Mohammed Taher
Published: (1996) -
Modified ANT colony algorithm for combinational logic circuits design
by: Sarif, Bambang Ali Basyah
Published: (2003) -
Architectures for arithmetic operations in Galois Fileds GF(2m).
by: Ahsan, Mohamed
Published: (1995)