Text this: Simulated evolution for timing and low power VLSI standard cell placement