Simulated evolution for timing and low power VLSI standard cell placement
Abstract This paper presents a Fuzzy Simulated Evolution algorithm for VLSI standard cell placement with the objective of minimizing power, delay and area. For this hard multiobjective combinatorial optimization problem, no known exact and efficient algorithms exist that guarantee finding a solution...
Saved in:
| Main Author: | Sait, Sadiq M. (author) |
|---|---|
| Other Authors: | Khan, Junaid A. (author), unknown (author) |
| Format: | article |
| Published: |
2020
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/267/1/J_Sait_EAAI_August2003.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Performance and low power driven VLSI standard cell placement usingtabu search
by: Sait, Sadiq M.
Published: (2002) -
Fuzzy simulated evolution algorithm for VLSI cell placement
by: Sait, Sadiq M.
Published: (2003) -
Performance driven, low-power, standard VLSI cell placement using simulated evolution
by: Khan, Junaid Asim
Published: (2001) -
Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement
by: Sait, Sadiq M.
Published: (2020) -
Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement
by: Sait, Sadiq M.
Published: (2007)