An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications
A new all-digital circuit scheme for capturing the frequency of an NRZ data stream is described. The proposed scheme is capable of retiming the output clock with the received data within two bit transitions. The absence of analog filters or other analog blocks gives it a much smaller area than conve...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | article |
| Published: |
2006
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14010/1/14010_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14010/2/14010_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1864513383759347712 |
|---|---|
| author | Elrabaa, M.E.S. |
| author2 | unknown |
| author2_role | author |
| author_facet | Elrabaa, M.E.S. unknown |
| author_role | author |
| dc.creator.none.fl_str_mv | Elrabaa, M.E.S. unknown |
| dc.date.none.fl_str_mv | 2006-12 2020 |
| dc.format.none.fl_str_mv | application/pdf application/msword |
| dc.identifier.none.fl_str_mv | https://eprints.kfupm.edu.sa/id/eprint/14010/1/14010_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14010/2/14010_2.doc (2006) An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications. Electronics, Circuits and Systems, 2006. ICECS '06. 13th IEEE International conference, 1. |
| dc.language.none.fl_str_mv | en en |
| dc.publisher.none.fl_str_mv | IEEE |
| dc.relation.none.fl_str_mv | https://eprints.kfupm.edu.sa/id/eprint/14010/ |
| dc.rights.*.fl_str_mv | info:eu-repo/semantics/openAccess |
| dc.subject.none.fl_str_mv | Computer |
| dc.title.none.fl_str_mv | An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications |
| dc.type.none.fl_str_mv | Article PeerReviewed info:eu-repo/semantics/publishedVersion info:eu-repo/semantics/article |
| description | A new all-digital circuit scheme for capturing the frequency of an NRZ data stream is described. The proposed scheme is capable of retiming the output clock with the received data within two bit transitions. The absence of analog filters or other analog blocks gives it a much smaller area than conventional circuitry. Also, being fully-digital, it can be described, simulated and synthesized using hardware description languages and be ported to any technology (thus supporting system on a chip designs). Circuit operation and performance was demonstrated using a 0.13 mum, 1.2 V CMOS technology and T-Spicereg simulations. |
| eu_rights_str_mv | openAccess |
| format | article |
| id | KFUPM_5944c470c261325c2f405a0beed02441 |
| identifier_str_mv | (2006) An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications. Electronics, Circuits and Systems, 2006. ICECS '06. 13th IEEE International conference, 1. |
| language_invalid_str_mv | en |
| network_acronym_str | KFUPM |
| network_name_str | King Fahd University of Petroleum and Minerals |
| oai_identifier_str | oai::14010 |
| publishDate | 2006 |
| publisher.none.fl_str_mv | IEEE |
| repository.mail.fl_str_mv | |
| repository.name.fl_str_mv | |
| repository_id_str | |
| spelling | An All-Digital Clock Frequency Caputring Circuitry For NRZ Data CommunicationsElrabaa, M.E.S.unknownComputerA new all-digital circuit scheme for capturing the frequency of an NRZ data stream is described. The proposed scheme is capable of retiming the output clock with the received data within two bit transitions. The absence of analog filters or other analog blocks gives it a much smaller area than conventional circuitry. Also, being fully-digital, it can be described, simulated and synthesized using hardware description languages and be ported to any technology (thus supporting system on a chip designs). Circuit operation and performance was demonstrated using a 0.13 mum, 1.2 V CMOS technology and T-Spicereg simulations.IEEE2006-122020ArticlePeerReviewedinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/articleapplication/pdfapplication/mswordhttps://eprints.kfupm.edu.sa/id/eprint/14010/1/14010_1.pdfhttps://eprints.kfupm.edu.sa/id/eprint/14010/2/14010_2.doc (2006) An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications. Electronics, Circuits and Systems, 2006. ICECS '06. 13th IEEE International conference, 1. enenhttps://eprints.kfupm.edu.sa/id/eprint/14010/info:eu-repo/semantics/openAccessoai::140102019-11-01T14:03:44Z |
| spellingShingle | An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications Elrabaa, M.E.S. Computer |
| status_str | publishedVersion |
| title | An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications |
| title_full | An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications |
| title_fullStr | An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications |
| title_full_unstemmed | An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications |
| title_short | An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications |
| title_sort | An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications |
| topic | Computer |
| url | https://eprints.kfupm.edu.sa/id/eprint/14010/1/14010_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14010/2/14010_2.doc |