AutoVLSI system: a layout system for general-cell VLSI design

AutoVLSI system: a layout system for general-cell VLSI design

Saved in:

Bibliographic Details
Main Author:	Abu-Saleh, Hazem Muhebbadin Ahmad Naji (author)
Other Authors:	unknown (author)
Format:	masterThesis
Published:	1995
Subjects:	Computer
Online Access:	https://eprints.kfupm.edu.sa/id/eprint/9546/1/9546.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

VLSI LAYOUT GENERATION OF A PROGRAMMABLE CRC CHIP
by: Sait, Sadiq M.
Published: (2020)

VLSI layout generation of a programmable CRC chip
by: Sait, Sadiq M.
Published: (1993)

Formal synthesis of VLSI layouts from algorithmic specifications
by: Sait, Sadiq M.
Published: (2020)

INTEGRATING UAHPL-DA SYSTEMS WITH VLSI DESIGN TOOLS TO SUPPORT VLSI DA COURSES
by: Sait, Sadiq M.
Published: (1992)

General iterative heuristics for VLSI multiobjective partitioning
by: Sait, Sadiq M.
Published: (2003)

INTEGRATING UAHPL-DA SYSTEMS WITH VLSI DESIGN TOOLS TO SUPPORT VLSI DA COURSES
by: Sait, Sadiq M.
Published: (2020)

Integrating UAHPL-DA systems with VLSI design tools to support VLSIDA courses
by: Sait, Sadiq M.
Published: (1992)

VLSI DESIGN AND IMPLEMENTATION OF SYSTOLIC TREE QUEUES
by: Sait, Sadiq M.
Published: (2020)

Fuzzy genetic algorithm for VLSI floorplan design.
by: Adiche, Hakim Salah.
Published: (1997)

A Formal VLSI parallel description and design environment
by: AlHumaigani, Muhammad Abdallah
Published: (1995)

UNIVERSAL ALPHA-A LANGUAGE FOR VLSI DESIGN AUTOMATION
by: Masud, M
Published: (2020)

Fuzzy simulated evolution algorithm for VLSI cell placement
by: Sait, Sadiq M.
Published: (2003)

Fuzzy simulated evolution algorithm for VLSI cell placement.
by: Hussain, Ali Syed
Published: (1998)

Genetic algorithm for timing influenced floorplanning of VLSI designs.
by: Khan, Mohammed Shahid Tanvir
Published: (1994)

A Parallel Tabu search algorithm for VLSI standard cell placement.
by: Al-Yamani, Ahmad Abdul-Jabbar
Published: (1999)

Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement
by: Sait, Sadiq M.
Published: (2020)

Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement
by: Sait, Sadiq M.
Published: (2007)

Evaluating parallel simulated evolution strategies for VLSI cell placement
by: Sait, Sadiq M.
Published: (2006)

A parallel tabu search algorithm for VLSI standard-cell placement
by: Suit, S.M.
Published: (2000)

Hardware design and VLSI implementation of a byte-wise CRCgenerator chip
by: Sait, Sadiq M.
Published: (1995)

A Parallel Tabu Search Strategy for Cell Placement in VLSI Circuit Design
by: Sait, Sadiq M.
Published: (2020)

Simulated evolution for timing and low power VLSI standard cell placement
by: Sait, Sadiq M.
Published: (2020)

Optimization of 3-D VLSI Cell Placement for Reduction in TSVs and Area
by: unknown
Published: (2020)

HARDWARE DESIGN AND VLSI IMPLEMENTATION OF A BYTE-WISE CRC GENERATOR CHIP
by: Sait, Sadiq M.
Published: (2020)

Fuzzy aggregating functions for multiobjective VLSI placement
by: Khan, J.A.
Published: (2002)

Iterative heuristics for multiobjective VLSI standard cellplacement
by: Sait, Sadiq M.
Published: (2001)

Iterative algorithms for timing and low power driven VLSI standard-cell placement
by: Minhas, Mahmood-ur-Rehman
Published: (2001)

Fast force-directed/simulated evolution hybrid for multiobjective VLSI cell placement
by: Sait, Sadiq M.
Published: (2004)

Performance and low power driven VLSI standard cell placement usingtabu search
by: Sait, Sadiq M.
Published: (2002)

GATS: A Novel Hybrid Algorithm for Multiobjective Cell Placement in VLSI Circuit Design
by: Sait, Sadiq M.
Published: (2020)

A Systolic algorithm for VLSI design of a viterbi decoder.
by: Damati, Ali Fiqhi
Published: (1988)

A systolic algorithm for VLSI design of a 1/N rate Viterbi decoder
by: Sait, Sadiq M.
Published: (1989)

VLSI Implementation of Petri Net Models of a Class of Digital Systems
by: Khan, Asjad Mumtaz Tahir
Published: (1992)

VLSI implementation of petri net models of a class of digital systems
by: Khan, Asjad Mumtaz Tahir
Published: (1992)

FAST FUZZY FORCE-DIRECTED/SIMULATED EVOLUTION METAHEURISTIC FOR MULTIOBJECTIVE VLSI CELL PLACEMENT
by: Sait, Sadiq M.
Published: (2006)

Parallelization of Iterative Heuristic for Performance-Driven Low-Power VLSI Standard Cell Placement.
by: Syed, Sanaullah/SS
Published: (2003)

EFFICIENT NETWORK FOLDING TECHNIQUES FOR ROUTING PERMUTATIONS IN VLSI
by: AL-Nuweir, H. M.
Published: (2020)

Evolutionary algorithms for VLSI multi-objective netlist partitioning
by: Sait, Sadiq M.
Published: (2006)

Evolutionary techniques for multi-objective VLSI netlist partitioning
by: Al-Abaji, Raslan Hashim
Published: (2002)

HPTS: heterogeneous parallel tabu search for VLSI placement
by: Al-Yamani, A.
Published: (2002)