Text this: Fault characterization and testability considerations inmulti-valued logic circuits