Fault characterization and testability considerations inmulti-valued logic circuits
With the growing interest and the emergence of various implementations of Multiple-Valued logic (MVL) circuits, testability issues of these circuits are becoming crucial. Fault characterization is an early step in the test generation process. It is aimed at finding fault models that best describe th...
Saved in:
| Main Author: | Abd-El-Barr, Mostafa (author) |
|---|---|
| Other Authors: | Al-Sherif, M. (author), Osman, M. (author), unknown (author) |
| Format: | article |
| Published: |
1999
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14028/1/14028_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14028/2/14028_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fault characterization and testability considerations in multi-valued logic circuits.
by: Al-Sharif, Maher Mohammed Mahmoud
Published: (1998) -
A fault independent test generation method for combinational logic circuits
by: Al-Deeb, Mohamed Mahdy
Published: (1992) -
A Fault Independent Test Generation Method For Combinational Logic Circuits
by: Al-Deeb, Mohamed Mahdy
Published: (1992) -
ENUMERATIVE TECHNIQUES IN TOPOLOGICAL OPTIMIZATION OF COMPUTER NETWORKS SUBJECT TO FAULT TOLERANCE AND RELIABILITY
by: Abd-El-barr, Mostafa
Published: (2002) -
The Use of Enumerative Techniques in Topological Optimization of Computer Networks Subject to Fault Tolerance and Reliability
by: Abd-El-barr, Mostafa
Published: (2003)