Timing driven genetic algorithm for standard-cell placement
In this paper we present a timing-driven placer for standard-cell IC design. The placement algorithm follows the genetic paradigm. At early generations, the search is biased toward solutions with superior timing characteristics. As the algorithm starts converging toward generations with acceptable d...
Saved in:
| Main Author: | Sait, Sadiq M. (author) |
|---|---|
| Other Authors: | Youssef, H. (author), Nassar, K. (author), Benton, M.S.T. (author), unknown (author) |
| Format: | article |
| Published: |
1995
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14553/1/14553_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14553/2/14553_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Timing driven genetic placement
by: Sait, Sadiq M.
Published: (2020) -
Timing driven placement algorithm for standard-cell design
by: Nassar, Khaled Muhammad Walid
Published: (1994) -
Performance and low power driven VLSI standard cell placement usingtabu search
by: Sait, Sadiq M.
Published: (2002) -
Iterative algorithms for timing and low power driven VLSI standard-cell placement
by: Minhas, Mahmood-ur-Rehman
Published: (2001) -
Simulated evolution for timing and low power VLSI standard cell placement
by: Sait, Sadiq M.
Published: (2020)