DESIGNING ASICS WITH UAHPL

DESIGNING ASICS WITH UAHPL

Saved in:

Bibliographic Details
Main Author:	Sait, Sadiq M. (author)
Other Authors:	Benten, M. S. (author), Khan, A. M. T. (author), unknown (author)
Format:	article
Published:	2020
Subjects:	Computer
Online Access:	https://eprints.kfupm.edu.sa/id/eprint/295/1/J_Sait_CDM_March1995.pdf
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Designing ASICs with UAHPL
by: Sait, Sadiq M.
Published: (1995)

ASIC design with AHPL
by: Sait, Sadiq M.
Published: (1994)

Integrating UAHPL-DA systems with VLSI design tools to support VLSIDA courses
by: Sait, Sadiq M.
Published: (1992)

INTEGRATING UAHPL-DA SYSTEMS WITH VLSI DESIGN TOOLS TO SUPPORT VLSI DA COURSES
by: Sait, Sadiq M.
Published: (1992)

AUTOMATIC WEINBERGER ARRAY SYNTHESIS FROM UAHPL DESCRIPTION
by: Sait, Sadiq M.
Published: (2020)

INTEGRATING UAHPL-DA SYSTEMS WITH VLSI DESIGN TOOLS TO SUPPORT VLSI DA COURSES
by: Sait, Sadiq M.
Published: (2020)

AN ON CHIP ALL-DIGITAL CONFIGURABLE CLOCK GENERATOR FOR ASICS' AT-SPEED TESTING
by: unknown
Published: (2020)

Merging GF(p) Elliptic Curve Point Adding and Doubling on Pipelined VLSI Cryptographic ASIC Architecture
by: Gutub, Adnan
Published: (2006)

VLSI DESIGN AND IMPLEMENTATION OF SYSTOLIC TREE QUEUES
by: Sait, Sadiq M.
Published: (2020)

CMOS/BiCMOS mixed design using tabu search
by: Sait, Sadiq M.
Published: (2020)

Digital circuit design through simulated evolution (SimE)
by: Sait, Sadiq M.
Published: (2003)

CMOS/BiCMOS mixed design using tabu search
by: Sait, Sadiq M.
Published: (1998)

Designing Cellular Mobile Networks Using Non{Deterministic Iterative Heuristics
by: Sait, Sadiq M.
Published: (2020)

Hardware design and VLSI implementation of a byte-wise CRCgenerator chip
by: Sait, Sadiq M.
Published: (1995)

A modified ant colony algorithm for evolutionary design of digital circuits
by: Sait, Sadiq M.
Published: (2003)

HARDWARE DESIGN AND VLSI IMPLEMENTATION OF A BYTE-WISE CRC GENERATOR CHIP
by: Sait, Sadiq M.
Published: (2020)

A systolic algorithm for VLSI design of a 1/N rate Viterbi decoder
by: Sait, Sadiq M.
Published: (1989)

Enhanced simulated evolution algorithm for digital circuit design yielding faster execution in a larger solution space
by: Sait, Sadiq M.
Published: (2004)

A Parallel Tabu Search Strategy for Cell Placement in VLSI Circuit Design
by: Sait, Sadiq M.
Published: (2020)

GATS: A Novel Hybrid Algorithm for Multiobjective Cell Placement in VLSI Circuit Design
by: Sait, Sadiq M.
Published: (2020)

STATE MACHINE SYNTHESIS WITH WEINBERGER ARRAYS
by: Sait, Sadiq M.
Published: (2020)

CAD TOOL FOR THE AUTOMATIC-GENERATION OF MICROPROGRAMS
by: Sait, Sadiq M.
Published: (2020)

EFFICIENT ALGORITHM FOR WEINBERGER ARRAY FOLDING
by: Sait, Sadiq M.
Published: (2020)

Exploring Asynchronous MMC based Parallel SA Schemes for Multiobjective Cell Placement on a Cluster-of-Workstations
by: Sait, Sadiq M.
Published: (2020)

Simulated evolution for timing and low power VLSI standard cell placement
by: Sait, Sadiq M.
Published: (2020)

SimE/TS fuzzy hybrid for multiobjective VLSI placement
by: Sait, Sadiq M.
Published: (2020)

VLSI LAYOUT GENERATION OF A PROGRAMMABLE CRC CHIP
by: Sait, Sadiq M.
Published: (2020)

A CMOS CELL FOR PARALLELLY LOADABLE COUNTERS
by: Sait, Sadiq M.
Published: (2020)

Evaluating Parallel Simulated Evolution Strategies for VLSI Cell Placement
by: Sait, Sadiq M.
Published: (2020)

Timing influenced general-cell genetic floorplanner
by: Sait, Sadiq M.
Published: (2020)

Timing influenced general-cell genetic floorplanner
by: Sait, Sadiq M.
Published: (2020)

Scheduling and allocation in high-level synthesis using stochastic techniques
by: Sait, Sadiq M.
Published: (2020)

Timing driven genetic placement
by: Sait, Sadiq M.
Published: (2020)

Formal synthesis of VLSI layouts from algorithmic specifications
by: Sait, Sadiq M.
Published: (2020)

Scheduling and allocation in high-level synthesis using stochastic techniques
by: Sait, Sadiq M.
Published: (2020)

The architecture of a highly reconfigurable RISC dataflow array processor
by: Sait, Sadiq M.
Published: (2020)

Exploring Asynchronous MMC Based Parallel SA Schemes for Multiobjective Cell-Placement on a Cluster of Workstations
by: Sait, Sadiq M.
Published: (2020)

A novel technique for fast multiplication
by: Sait, Sadiq M.
Published: (2020)

General iterative heuristics for VLSI multiobjective partitioning
by: Sait, Sadiq M.
Published: (2003)

Asynchronous MMC based parallel SA schemes for multiobjective standard cell placement
by: Sait, Sadiq M.
Published: (2006)

Cannot write session to /tmp/vufind_sessions/sess_1t70bs92mbmnb3kqr9mer5s1b2