Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine

A feasibility study for implementing the AES encryption algorithm in hardware achieving 500 Gbits/s is presented. The methodology followed in the process of obtaining the solution allowed us to reach a highly regular solution that is scalable.

Saved in:
Bibliographic Details
Main Author: Bouhraoua, A. (author)
Other Authors: unknown (author)
Format: article
Published: 2006
Subjects:
Online Access:https://eprints.kfupm.edu.sa/id/eprint/14483/1/14483_1.pdf
https://eprints.kfupm.edu.sa/id/eprint/14483/2/14483_2.doc
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1864513393806802944
author Bouhraoua, A.
author2 unknown
author2_role author
author_facet Bouhraoua, A.
unknown
author_role author
dc.creator.none.fl_str_mv Bouhraoua, A.
unknown
dc.date.none.fl_str_mv 2006-12
2020
dc.format.none.fl_str_mv application/pdf
application/msword
dc.identifier.none.fl_str_mv https://eprints.kfupm.edu.sa/id/eprint/14483/1/14483_1.pdf
https://eprints.kfupm.edu.sa/id/eprint/14483/2/14483_2.doc
(2006) Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine. Microelectronics, 2006. ICM '06. International conference, 1.
dc.language.none.fl_str_mv en
en
dc.publisher.none.fl_str_mv IEEE
dc.relation.none.fl_str_mv https://eprints.kfupm.edu.sa/id/eprint/14483/
dc.rights.*.fl_str_mv info:eu-repo/semantics/openAccess
dc.subject.none.fl_str_mv Petroleum
dc.title.none.fl_str_mv Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine
dc.type.none.fl_str_mv Article
PeerReviewed
info:eu-repo/semantics/publishedVersion
info:eu-repo/semantics/article
description A feasibility study for implementing the AES encryption algorithm in hardware achieving 500 Gbits/s is presented. The methodology followed in the process of obtaining the solution allowed us to reach a highly regular solution that is scalable.
eu_rights_str_mv openAccess
format article
id KFUPM_7bf492e122892c68522de4f3059d96c6
identifier_str_mv (2006) Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine. Microelectronics, 2006. ICM '06. International conference, 1.
language_invalid_str_mv en
network_acronym_str KFUPM
network_name_str King Fahd University of Petroleum and Minerals
oai_identifier_str oai::14483
publishDate 2006
publisher.none.fl_str_mv IEEE
repository.mail.fl_str_mv
repository.name.fl_str_mv
repository_id_str
spelling Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher EngineBouhraoua, A.unknownPetroleumA feasibility study for implementing the AES encryption algorithm in hardware achieving 500 Gbits/s is presented. The methodology followed in the process of obtaining the solution allowed us to reach a highly regular solution that is scalable.IEEE2006-122020ArticlePeerReviewedinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/articleapplication/pdfapplication/mswordhttps://eprints.kfupm.edu.sa/id/eprint/14483/1/14483_1.pdfhttps://eprints.kfupm.edu.sa/id/eprint/14483/2/14483_2.doc (2006) Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine. Microelectronics, 2006. ICM '06. International conference, 1. enenhttps://eprints.kfupm.edu.sa/id/eprint/14483/info:eu-repo/semantics/openAccessoai::144832019-11-01T14:06:01Z
spellingShingle Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine
Bouhraoua, A.
Petroleum
status_str publishedVersion
title Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine
title_full Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine
title_fullStr Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine
title_full_unstemmed Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine
title_short Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine
title_sort Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine
topic Petroleum
url https://eprints.kfupm.edu.sa/id/eprint/14483/1/14483_1.pdf
https://eprints.kfupm.edu.sa/id/eprint/14483/2/14483_2.doc