Text this: A Fault Independent Test Generation Method For Combinational Logic Circuits