A Fault Independent Test Generation Method For Combinational Logic Circuits
Saved in:
| Main Author: | Al-Deeb, Mohamed Mahdy (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | masterThesis |
| Published: |
1992
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/1902/1/1354050.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A fault independent test generation method for combinational logic circuits
by: Al-Deeb, Mohamed Mahdy
Published: (1992) -
A static test compaction technique for combinational circuits based on independent fault clustering
by: Osais, Y.E.
Published: (2003) -
Efficient test relaxation techniques for combinational logic circuits
by: Al-Suwaiyan, Ali Saleh Mohammed
Published: (2002) -
AN EFFICIENT TEST RELAXATION TECHNIQUE FOR COMBINATIONAL LOGIC CIRCUITS
by: El-Maleh, Aiman
Published: (2020) -
Fault characterization and testability considerations in multi-valued logic circuits.
by: Al-Sharif, Maher Mohammed Mahmoud
Published: (1998)