A novel flash erase EEPROM memory cell with reversed poly roles
A novel structure for a flash EEPROM memory cell is described. The structure employs the first poly as a control gate, while the second poly is used as the floating gate. Such a reversed structure allows the floating gate to overlap both the source and drain even with a merged transistor memory cell...
Saved in:
| Main Author: | Amin, A.A.M. (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | article |
| Published: |
1991
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14117/1/14117_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14117/2/14117_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design, selection and implementation of flash erase EEPROM memorycells
by: Amin, A.A.M.
Published: (1992) -
Speed optimised array architecture for flash EEPROMs
by: Amin, A.A.M.
Published: (1993) -
Design and analysis of a high-speed sense amplifier forsingle-transistor nonvolatile memory cells
by: Amin, A.A.M.
Published: (1993) -
Comparative study for different Demister Location in Multi Stage Flash (MSF) Flash Chamber (FC)
by: Mansour, Khamis
Published: (2013) -
Integrated system based on solar chimney and wind energy for hybrid desalination via reverse osmosis and multi-stage flash with brine recovery
by: Carlos Méndez (88102)
Published: (2021)