Fuzzified iterative algorithms for performance driven low powerVLSI placement
In this paper we employ fuzzified simulated evolution and stochastic evolution algorithms for VLSI. standard cell placement targeting low power dissipation and high performance. Due to the imprecise nature of design information at the placement stage, the various objectives and constraints are expre...
Saved in:
| Main Author: | Sait, Sadiq M. (author) |
|---|---|
| Other Authors: | Youssef, H. (author), Khan, J.A. (author), El-Maleh, A. (author), unknown (author) |
| Format: | article |
| Published: |
2001
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14467/1/14467_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14467/2/14467_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Iterative algorithms for timing and low power driven VLSI standard-cell placement
by: Minhas, Mahmood-ur-Rehman
Published: (2001) -
Performance and low power driven VLSI standard cell placement usingtabu search
by: Sait, Sadiq M.
Published: (2002) -
Parallelization of Iterative Heuristic for Performance-Driven Low-Power VLSI Standard Cell Placement.
by: Syed, Sanaullah/SS
Published: (2003) -
Simulated evolution for timing and low power VLSI standard cell placement
by: Sait, Sadiq M.
Published: (2020) -
Fuzzy simulated evolution for power and performance optimization ofVLSI placement
by: Sait, Sadiq M.
Published: (2001)