Performance driven standard-cell placement using the geneticalgorithm
Current placement systems attempt to optimize several objectives, namely area, connection length, and timing performance. In this paper we present a timing-driven placer for standard-cell IC design. The placement algorithm follows the genetic paradigm. Besides optimizing for area and wire length, th...
Saved in:
| Main Author: | Youssef, H. (author) |
|---|---|
| Other Authors: | Sait, Sadiq M. (author), Nassar, K. (author), Benten, M.S.T. (author), unknown (author) |
| Format: | article |
| Published: |
1995
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14832/1/14832_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14832/2/14832_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Timing driven genetic algorithm for standard-cell placement
by: Sait, Sadiq M.
Published: (1995) -
Timing driven placement algorithm for standard-cell design
by: Nassar, Khaled Muhammad Walid
Published: (1994) -
Performance and low power driven VLSI standard cell placement usingtabu search
by: Sait, Sadiq M.
Published: (2002) -
Parallelization of Iterative Heuristic for Performance-Driven Low-Power VLSI Standard Cell Placement.
by: Syed, Sanaullah/SS
Published: (2003) -
Performance driven, low-power, standard VLSI cell placement using simulated evolution
by: Khan, Junaid Asim
Published: (2001)