A framework for the VLSI implementation of systolic tree based data structures.
Saved in:
| Main Author: | Khalid, Mohammed Abdul Aziz (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | masterThesis |
| Published: |
1994
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/10073/1/10073.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
VLSI DESIGN AND IMPLEMENTATION OF SYSTOLIC TREE QUEUES
by: Sait, Sadiq M.
Published: (2020) -
A Systolic algorithm for VLSI design of a viterbi decoder.
by: Damati, Ali Fiqhi
Published: (1988) -
A systolic algorithm for VLSI design of a 1/N rate Viterbi decoder
by: Sait, Sadiq M.
Published: (1989) -
Data-flow expression evaluator for VLSI implementation.
by: Ghaffar, Faaez Mohammed.
Published: (1987) -
Hardware design and VLSI implementation of a byte-wise CRCgenerator chip
by: Sait, Sadiq M.
Published: (1995)