A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance

This paper presents an efficient and novel method for sequential learning of implications, invalid states, and tied gates. It can handle real industrial circuits, with multiple clock domains and partial set/reset. The application of this method to improve the efficiency of sequential ATPG is also de...

Full description

Saved in:
Bibliographic Details
Main Author: El-Maleh, Aiman H. (author)
Other Authors: Kassab, Mark (author), Rajski, Janusz (author), unknown (author)
Format: article
Published: 1998
Subjects:
Online Access:https://eprints.kfupm.edu.sa/id/eprint/203/1/A_Fast_Sequential_Learning_Technique_dac98.pdf
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1864513379796779008
author El-Maleh, Aiman H.
author2 Kassab, Mark
Rajski, Janusz
unknown
author2_role author
author
author
author_facet El-Maleh, Aiman H.
Kassab, Mark
Rajski, Janusz
unknown
author_role author
dc.creator.none.fl_str_mv El-Maleh, Aiman H.
Kassab, Mark
Rajski, Janusz
unknown
dc.date.none.fl_str_mv 1998-06
2020
dc.format.none.fl_str_mv application/pdf
dc.identifier.none.fl_str_mv https://eprints.kfupm.edu.sa/id/eprint/203/1/A_Fast_Sequential_Learning_Technique_dac98.pdf
(1998) A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance. 32nd Design Automation Congference. pp. 625-631.
dc.language.none.fl_str_mv en
dc.relation.none.fl_str_mv https://eprints.kfupm.edu.sa/id/eprint/203/
dc.rights.*.fl_str_mv info:eu-repo/semantics/openAccess
dc.subject.none.fl_str_mv Computer
dc.title.none.fl_str_mv A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
dc.type.none.fl_str_mv Article
PeerReviewed
info:eu-repo/semantics/publishedVersion
info:eu-repo/semantics/article
description This paper presents an efficient and novel method for sequential learning of implications, invalid states, and tied gates. It can handle real industrial circuits, with multiple clock domains and partial set/reset. The application of this method to improve the efficiency of sequential ATPG is also demonstrated by achieving higher fault coverages and lower test generation times.
eu_rights_str_mv openAccess
format article
id KFUPM_b448c87054132d5fa7281cd3feeb44fe
identifier_str_mv (1998) A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance. 32nd Design Automation Congference. pp. 625-631.
language_invalid_str_mv en
network_acronym_str KFUPM
network_name_str King Fahd University of Petroleum and Minerals
oai_identifier_str oai::203
publishDate 1998
repository.mail.fl_str_mv
repository.name.fl_str_mv
repository_id_str
spelling A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG PerformanceEl-Maleh, Aiman H.Kassab, MarkRajski, JanuszunknownComputerThis paper presents an efficient and novel method for sequential learning of implications, invalid states, and tied gates. It can handle real industrial circuits, with multiple clock domains and partial set/reset. The application of this method to improve the efficiency of sequential ATPG is also demonstrated by achieving higher fault coverages and lower test generation times.1998-062020ArticlePeerReviewedinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/articleapplication/pdfhttps://eprints.kfupm.edu.sa/id/eprint/203/1/A_Fast_Sequential_Learning_Technique_dac98.pdf (1998) A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance. 32nd Design Automation Congference. pp. 625-631. enhttps://eprints.kfupm.edu.sa/id/eprint/203/info:eu-repo/semantics/openAccessoai::2032019-11-01T13:22:57Z
spellingShingle A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
El-Maleh, Aiman H.
Computer
status_str publishedVersion
title A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
title_full A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
title_fullStr A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
title_full_unstemmed A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
title_short A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
title_sort A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
topic Computer
url https://eprints.kfupm.edu.sa/id/eprint/203/1/A_Fast_Sequential_Learning_Technique_dac98.pdf