A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
This paper presents an efficient and novel method for sequential learning of implications, invalid states, and tied gates. It can handle real industrial circuits, with multiple clock domains and partial set/reset. The application of this method to improve the efficiency of sequential ATPG is also de...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | , , |
| Format: | article |
| Published: |
1998
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/203/1/A_Fast_Sequential_Learning_Technique_dac98.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|