A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance
This paper presents an efficient and novel method for sequential learning of implications, invalid states, and tied gates. It can handle real industrial circuits, with multiple clock domains and partial set/reset. The application of this method to improve the efficiency of sequential ATPG is also de...
محفوظ في:
| المؤلف الرئيسي: | El-Maleh, Aiman H. (author) |
|---|---|
| مؤلفون آخرون: | Kassab, Mark (author), Rajski, Janusz (author), unknown (author) |
| التنسيق: | article |
| منشور في: |
1998
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | https://eprints.kfupm.edu.sa/id/eprint/203/1/A_Fast_Sequential_Learning_Technique_dac98.pdf |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
An Efficient Test Relaxation Technique for Synchronous Sequential Circuits
حسب: El-Maleh, Aiman H.
منشور في: (2004) -
An Efficient Test Relaxation Technique for Synchronous Sequential Circuits
حسب: El-Maleh, Aiman H.
منشور في: (2003) -
An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits
حسب: El-Maleh, Aiman H.
منشور في: (2002) -
Experimenting with evolutionary meta-heuristics for state justification in sequential ATPG
حسب: Shazli, Syed Zafar
منشور في: (2001) -
An efficient test relaxation technique for synchronous sequential circuits
حسب: El-Maleh, A.
منشور في: (2003)