Iterative algorithms for timing and low power driven VLSI standard-cell placement
Saved in:
| Main Author: | Minhas, Mahmood-ur-Rehman (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | masterThesis |
| Published: |
2001
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/10168/1/10168.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Parallelization of Iterative Heuristic for Performance-Driven Low-Power VLSI Standard Cell Placement.
by: Syed, Sanaullah/SS
Published: (2003) -
Fuzzified iterative algorithms for performance driven low powerVLSI placement
by: Sait, Sadiq M.
Published: (2001) -
Performance and low power driven VLSI standard cell placement usingtabu search
by: Sait, Sadiq M.
Published: (2002) -
Simulated evolution for timing and low power VLSI standard cell placement
by: Sait, Sadiq M.
Published: (2020) -
Performance driven, low-power, standard VLSI cell placement using simulated evolution
by: Khan, Junaid Asim
Published: (2001)