Iterative algorithms for timing and low power driven VLSI standard-cell placement

Iterative algorithms for timing and low power driven VLSI standard-cell placement

Saved in:
Bibliographic Details
Main Author: Minhas, Mahmood-ur-Rehman (author)
Other Authors: unknown (author)
Format: masterThesis
Published: 2001
Subjects:
Computer
Online Access:https://eprints.kfupm.edu.sa/id/eprint/10168/1/10168.pdf
Tags: Add Tag
No Tags, Be the first to tag this record!
Be the first to leave a comment!
You must be logged in first

Similar Items