Hardware design and VLSI implementation of a byte-wise CRCgenerator chip
The hardware design and VLSI implementation of a byte-wise CRC generator is presented. The algorithm is based on the work presented by Perez, Wismer and Becker (1983) in which a software implementation was proposed. The byte-wise CRC algorithm is translated to hardware and pressed in APHL (VLSI desi...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | , |
| Format: | article |
| Published: |
1995
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/14649/1/14649_1.pdf https://eprints.kfupm.edu.sa/id/eprint/14649/2/14649_2.doc |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!