Dataflow processor for back propagation nueral networks: architecture and performance evaluation
Saved in:
| Main Author: | Abu-Mutlaq, Maher Hamdan Khalil (author) |
|---|---|
| Other Authors: | unknown (author) |
| Format: | masterThesis |
| Published: |
1995
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/10217/1/10217.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The architecture of a highly reconfigurable RISC dataflow array processor
by: Sait, Sadiq M.
Published: (2020) -
Design, modeling, and VLSI implementation of a RISC dataflow array processor
by: Farooqui, Aamir Alam
Published: (1995) -
Using Linear Regression and Back Propagation Neural Networks to Predict Performance of Soiled PV Modules
by: Shapsough, Salsabeel Yousef
Published: (2019) -
High radix parallel architecture for GF(p) elliptic curve processor
by: Gutub, A.A.-A.
Published: (2003) -
A PARALLEL AND DISTRIBUTED FRAMEWORK FOR IMPLEMENTING BACK PROPAGATION ALGORITHM IN BIG DATA
by: unknown
Published: (2020)