Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits
Testing system-on-chips involves applying huge amounts of test data, which is stored in the tester memory and then transferred to the chip under test during test application. Therefore, practical techniques, such as test compression and compaction, are required to reduce the amount of test data in o...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | , |
| Format: | article |
| Published: |
2003
|
| Subjects: | |
| Online Access: | https://eprints.kfupm.edu.sa/id/eprint/165/1/Test_Vector_Decomposition_Based_Static_Compaction_Algorithms_for_Combinational_Circuits_acm2003.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1864513379790487552 |
|---|---|
| author | El-Maleh, Aiman H. |
| author2 | Osais, Yahya E. unknown |
| author2_role | author author |
| author_facet | El-Maleh, Aiman H. Osais, Yahya E. unknown |
| author_role | author |
| dc.creator.none.fl_str_mv | El-Maleh, Aiman H. Osais, Yahya E. unknown |
| dc.date.none.fl_str_mv | 2003-10 2020 |
| dc.format.none.fl_str_mv | application/pdf |
| dc.identifier.none.fl_str_mv | https://eprints.kfupm.edu.sa/id/eprint/165/1/Test_Vector_Decomposition_Based_Static_Compaction_Algorithms_for_Combinational_Circuits_acm2003.pdf (2003) Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits. ACM Transactions on Design Automation of Electronic Systems, 8 (4). pp. 430-459. |
| dc.language.none.fl_str_mv | en |
| dc.relation.none.fl_str_mv | https://eprints.kfupm.edu.sa/id/eprint/165/ |
| dc.rights.*.fl_str_mv | info:eu-repo/semantics/openAccess |
| dc.subject.none.fl_str_mv | Computer |
| dc.title.none.fl_str_mv | Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits |
| dc.type.none.fl_str_mv | Article PeerReviewed info:eu-repo/semantics/publishedVersion info:eu-repo/semantics/article |
| description | Testing system-on-chips involves applying huge amounts of test data, which is stored in the tester memory and then transferred to the chip under test during test application. Therefore, practical techniques, such as test compression and compaction, are required to reduce the amount of test data in order to reduce both the total testing time and memory requirements for the tester. In this paper, a new approach to static compaction for combinational circuits, referred to as test vector decomposition (TVD), is proposed. In addition, two new TVD based static compaction algorithms are presented. Experimental results for benchmark circuits demonstrate the effectiveness of the two new static compaction algorithms. |
| eu_rights_str_mv | openAccess |
| format | article |
| id | KFUPM_d3d86762d6ead72b37835bdbea7ae36c |
| identifier_str_mv | (2003) Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits. ACM Transactions on Design Automation of Electronic Systems, 8 (4). pp. 430-459. |
| language_invalid_str_mv | en |
| network_acronym_str | KFUPM |
| network_name_str | King Fahd University of Petroleum and Minerals |
| oai_identifier_str | oai::165 |
| publishDate | 2003 |
| repository.mail.fl_str_mv | |
| repository.name.fl_str_mv | |
| repository_id_str | |
| spelling | Test Vector Decomposition Based Static Compaction Algorithms for Combinational CircuitsEl-Maleh, Aiman H.Osais, Yahya E.unknownComputerTesting system-on-chips involves applying huge amounts of test data, which is stored in the tester memory and then transferred to the chip under test during test application. Therefore, practical techniques, such as test compression and compaction, are required to reduce the amount of test data in order to reduce both the total testing time and memory requirements for the tester. In this paper, a new approach to static compaction for combinational circuits, referred to as test vector decomposition (TVD), is proposed. In addition, two new TVD based static compaction algorithms are presented. Experimental results for benchmark circuits demonstrate the effectiveness of the two new static compaction algorithms.2003-102020ArticlePeerReviewedinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/articleapplication/pdfhttps://eprints.kfupm.edu.sa/id/eprint/165/1/Test_Vector_Decomposition_Based_Static_Compaction_Algorithms_for_Combinational_Circuits_acm2003.pdf (2003) Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits. ACM Transactions on Design Automation of Electronic Systems, 8 (4). pp. 430-459. enhttps://eprints.kfupm.edu.sa/id/eprint/165/info:eu-repo/semantics/openAccessoai::1652019-11-01T13:22:42Z |
| spellingShingle | Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits El-Maleh, Aiman H. Computer |
| status_str | publishedVersion |
| title | Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits |
| title_full | Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits |
| title_fullStr | Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits |
| title_full_unstemmed | Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits |
| title_short | Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits |
| title_sort | Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits |
| topic | Computer |
| url | https://eprints.kfupm.edu.sa/id/eprint/165/1/Test_Vector_Decomposition_Based_Static_Compaction_Algorithms_for_Combinational_Circuits_acm2003.pdf |