Text this: Test Vector Decomposition Based Static Compaction Algorithms for Combinational Circuits