Scheduling and allocation in high-level synthesis using stochastic techniques

High-level synthesis is the process of automatically translating abstract behavioral models of digital systems to implementable hardware. Operation scheduling and hardware allocation are the two most important phases in the synthesis of circuits from behavioral specification. Scheduling and allocati...

وصف كامل

محفوظ في:
التفاصيل البيبلوغرافية
المؤلف الرئيسي: Sait, Sadiq M. (author)
مؤلفون آخرون: Ali, S (author), Benten, M. S. (author), unknown (author)
التنسيق: article
منشور في: 2020
الموضوعات:
الوصول للمادة أونلاين:https://eprints.kfupm.edu.sa/id/eprint/286/1/J_abstract_Sait_ME_November1996.pdf
الوسوم: إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
_version_ 1864513400089870336
author Sait, Sadiq M.
author2 Ali, S
Benten, M. S.
unknown
author2_role author
author
author
author_facet Sait, Sadiq M.
Ali, S
Benten, M. S.
unknown
author_role author
dc.creator.none.fl_str_mv Sait, Sadiq M.
Ali, S
Benten, M. S.
unknown
dc.date.*.fl_str_mv 2020
dc.format.none.fl_str_mv application/pdf
dc.identifier.none.fl_str_mv https://eprints.kfupm.edu.sa/id/eprint/286/1/J_abstract_Sait_ME_November1996.pdf
Scheduling and allocation in high-level synthesis using stochastic techniques. MICROELECTRONICS JOURNAL 27 (8): 693-712 NOV 1996.
dc.language.none.fl_str_mv en
dc.relation.none.fl_str_mv https://eprints.kfupm.edu.sa/id/eprint/286/
dc.rights.*.fl_str_mv info:eu-repo/semantics/openAccess
dc.subject.none.fl_str_mv Computer
dc.title.none.fl_str_mv Scheduling and allocation in high-level synthesis using stochastic techniques
dc.type.none.fl_str_mv Article
PeerReviewed
info:eu-repo/semantics/publishedVersion
info:eu-repo/semantics/article
description High-level synthesis is the process of automatically translating abstract behavioral models of digital systems to implementable hardware. Operation scheduling and hardware allocation are the two most important phases in the synthesis of circuits from behavioral specification. Scheduling and allocation can be formulated as an optimization problem. In this work, a unique approach to scheduling and allocation problem using the genetic algorithm (GA) is described. This approach is different from a previous attempt using GA (Wehn et al., IFIP Working Conference on Logic and Architecture Synthesis, Paris, 1990, pp. 47–56) in many respects. The main contributions include: (1) a new chromosomal representation for scheduling and for two subproblems of allocation; and (2) two novel crossover operators to generate legal schedules. In addition the application of tabu search (TS) to scheduling and allocation is also implemented and studied. Two implementations of TS are reported and compared. Both genetic scheduling and allocation (GSA) and tabu scheduling and allocation (TSA) have been tested on various benchmarks and results obtained for data-oriented control-data flow graphs are compared with other implementations in the literature. (A discussion on GSA was presented at the European Design Automation Conference Euro-DAC'94 in Grenoble, France, and TSA at the International Conference on Electronics, Circuits and Systems — ICECS'94 in Cairo, Egypt.) A novel interconnect optimization technique using the GA is also realized.
eu_rights_str_mv openAccess
format article
id KFUPM_d6e9870fdaaf8d910fd9c0541d5abeab
identifier_str_mv Scheduling and allocation in high-level synthesis using stochastic techniques. MICROELECTRONICS JOURNAL 27 (8): 693-712 NOV 1996.
language_invalid_str_mv en
network_acronym_str KFUPM
network_name_str King Fahd University of Petroleum and Minerals
oai_identifier_str oai::286
publishDate 2020
repository.mail.fl_str_mv
repository.name.fl_str_mv
repository_id_str
spelling Scheduling and allocation in high-level synthesis using stochastic techniquesSait, Sadiq M.Ali, SBenten, M. S.unknownComputerHigh-level synthesis is the process of automatically translating abstract behavioral models of digital systems to implementable hardware. Operation scheduling and hardware allocation are the two most important phases in the synthesis of circuits from behavioral specification. Scheduling and allocation can be formulated as an optimization problem. In this work, a unique approach to scheduling and allocation problem using the genetic algorithm (GA) is described. This approach is different from a previous attempt using GA (Wehn et al., IFIP Working Conference on Logic and Architecture Synthesis, Paris, 1990, pp. 47–56) in many respects. The main contributions include: (1) a new chromosomal representation for scheduling and for two subproblems of allocation; and (2) two novel crossover operators to generate legal schedules. In addition the application of tabu search (TS) to scheduling and allocation is also implemented and studied. Two implementations of TS are reported and compared. Both genetic scheduling and allocation (GSA) and tabu scheduling and allocation (TSA) have been tested on various benchmarks and results obtained for data-oriented control-data flow graphs are compared with other implementations in the literature. (A discussion on GSA was presented at the European Design Automation Conference Euro-DAC'94 in Grenoble, France, and TSA at the International Conference on Electronics, Circuits and Systems — ICECS'94 in Cairo, Egypt.) A novel interconnect optimization technique using the GA is also realized.ArticlePeerReviewedinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/articleapplication/pdfhttps://eprints.kfupm.edu.sa/id/eprint/286/1/J_abstract_Sait_ME_November1996.pdf Scheduling and allocation in high-level synthesis using stochastic techniques. MICROELECTRONICS JOURNAL 27 (8): 693-712 NOV 1996. enhttps://eprints.kfupm.edu.sa/id/eprint/286/2020info:eu-repo/semantics/openAccessoai::2862019-11-01T13:23:28Z
spellingShingle Scheduling and allocation in high-level synthesis using stochastic techniques
Sait, Sadiq M.
Computer
status_str publishedVersion
title Scheduling and allocation in high-level synthesis using stochastic techniques
title_full Scheduling and allocation in high-level synthesis using stochastic techniques
title_fullStr Scheduling and allocation in high-level synthesis using stochastic techniques
title_full_unstemmed Scheduling and allocation in high-level synthesis using stochastic techniques
title_short Scheduling and allocation in high-level synthesis using stochastic techniques
title_sort Scheduling and allocation in high-level synthesis using stochastic techniques
topic Computer
url https://eprints.kfupm.edu.sa/id/eprint/286/1/J_abstract_Sait_ME_November1996.pdf