Text this: Parallelization of Iterative Heuristic for Performance-Driven Low-Power VLSI Standard Cell Placement.