Parallel multi-voltage power minimization in VLSI circuits. (c2013)
Bibliography: leaves 91-93.
Saved in:
| Main Author: | Younes, Rabih Halim (author) |
|---|---|
| Format: | masterThesis |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10725/1919 https://doi.org/10.26756/th.2013.39 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An incremental approach for test synthesis and scheduling using genetic algorithms. (c2002)
by: Hajar, Aouni
Published: (2002) -
A Graph Heuristic Approach for the Data Path Allocation Problem
by: Makhoul, Racha
Published: (2022) -
Deep Reinforcement Learning for Resource Constrained HLS Scheduling
by: Makhoul, Rim
Published: (2022) -
Layout Driven Binding In High Level Synthesis Using Reinforcement Learning
by: Melhem, Marie-Claire
Published: (2021) -
KT2C. (c2014)
by: Al Kawam, Ahmad
Published: (2016)