Distributed control in testable high-level synthesis with low area and power overhead

Distributed control in testable high-level synthesis with low area and power overhead

This work presents a method for distributed test control in coordination with testable data path allocation in high-level synthesis. The method aims at creating distributed test controllers for synthesized data paths with the aim of minimizing area and power consumption. The distributed controllers...

وصف كامل

محفوظ في:

التفاصيل البيبلوغرافية
المؤلف الرئيسي:	Harmanani, Harmanani (author)
مؤلفون آخرون:	Marrouche, Wissam (author)
التنسيق:	conferenceObject
منشور في:	2017
الوصول للمادة أونلاين:	http://hdl.handle.net/10725/5461 http://dx.doi.org/10.1109/NEWCAS.2004.1359018 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php http://ieeexplore.ieee.org/abstract/document/1359018/
الوسوم:	إضافة وسم لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!

مواد مشابهة

Estimating test cost during data path and controller synthesis with low power overhead
حسب: Harmanani, Haidar M.
منشور في: (2017)

Resource allocation and reallocation techniques in high-level synthesis with testability constraint
حسب: Harmanani, Haidar M.
منشور في: (1994)

An improved method for RTL synthesis with testability tradeoffs
حسب: Harmanani, Haidar
منشور في: (2017)

A method for redesign for testability at the RT level
حسب: Harmanani, H.
منشور في: (2017)

A genetic algorithm for testable data path synthesis
حسب: Harmanani, H.
منشور في: (2017)

An approach for redesign for testability at the register-transfer level
حسب: Harmanani, Haidar M.
منشور في: (2000)

A data path synthesis method for self-testable designs
حسب: Harmanani, Haidar
منشور في: (2017)

Testable data path synthesis with integer linear programming allocation
حسب: Harmanani, H.M.
منشور في: (1991)

An Evolutionary Algorithm for the Allocation Problem in High-Level Synthesis
حسب: Harmanani, Haidar
منشور في: (2005)

Modelling and antiswing control of overhead cranes
حسب: Khan, Zafar Haider
منشور في: (1993)

Modelling and Antiswing Control of Overhead Cranes
حسب: Khan, Zafar Haidar
منشور في: (1993)

An interactive approach for trading test time, area, and fault coverage in testable synthesis. (c2006)
حسب: Touma, Houssam
منشور في: (2006)

Priority-Driven Area Optimization in High-Level Synthesis
حسب: Abi Saad, Maria
منشور في: (2011)

FSM state-assignment for area, power and testability using non-deterministic evolutionary heuristics
حسب: Khan, Faisal Nawaz
منشور في: (2005)

Analysis and Simulation of Interrupt Overhead Impact on OS Throughput in High-Speed Networks
حسب: Salah, Khaled
منشور في: (2005)

High level synthesis of controllers for communication protocols
حسب: Khan, A.M.T.
منشور في: (1992)

WIDE-AREA CONTROL FOR LOW FREQUENCY OSCILLATIONS IN MULTI-MACHINE POWER SYSTEMS
حسب: unknown
منشور في: (2020)

Efficient area optimization in high level synthesis using priority-driven simulated annealing. (c2009)
حسب: Abi Saad, Maria
منشور في: (2009)

A parallel ant colony optimization to globally optimize area in high-level synthesis. (c2011)
حسب: Kozhaya, David Elias
منشور في: (2011)

An approach to redesign for testability at the RT level using bist techniques. (c1997)
حسب: Harfouche, Salam S.
منشور في: (1997)

Intermediate forms in high-level synthesis
حسب: Hubbi, Essam Mohammad Khair
منشور في: (1994)

Loop based scheduling for high level synthesis
حسب: Al-Sukhni, H.F.
منشور في: (1995)

An approach for redesigning in data path synthesis
حسب: Harmanani, Haidar
منشور في: (2017)

Spatial Distribution of the Levels of Trace Metals in the Topsoil of Dammam Area, Eastern Province of Saudi Arabia
حسب: unknown
منشور في: (2020)

High-level synthesis from purely behavioral descriptions
حسب: Youssef, H.
منشور في: (2020)

A C-Based high level synthesis system
حسب: Al-Sukhni, Hassan Fakhri
منشور في: (1994)

An incremental approach for test scheduling and synthesis using genetic algorithms
حسب: Harmanani, H.
منشور في: (2017)

A method for data path synthesis using neural networks
حسب: Harmanani, H.
منشور في: (2017)

Scheduling and allocation in high-level synthesis using genetic algorithm
حسب: Ali, Shahid
منشور في: (1994)

Scheduling and allocation in high-level synthesis using stochastic techniques
حسب: Sait, Sadiq M.
منشور في: (2020)

Scheduling and allocation in high-level synthesis using stochastic techniques
حسب: Sait, Sadiq M.
منشور في: (2020)

Optimizing Functional Unit Binding During HighLevel Synthesis
حسب: Ouaiss, Iyad
منشور في: (2012)

Test insertion at the RT level using functional test metrics
حسب: Harmanani, H.
منشور في: (2017)

Fault characterization and testability considerations inmulti-valued logic circuits
حسب: Abd-El-Barr, Mostafa
منشور في: (1999)

Fault characterization and testability considerations in multi-valued logic circuits.
حسب: Al-Sharif, Maher Mohammed Mahmoud
منشور في: (1998)

A method for efficient mapping and reliable routing for NoC architectures with minimum bandwidth and area
حسب: Harmanani, Haidar M.
منشور في: (2017)

An evolutionary approach for data path synthesis
حسب: Harmanani, H.M.
منشور في: (2017)

A hybrid distributed test generation method using deterministic and genetic algorithms
حسب: Harmanani, H.
منشور في: (2017)

Back-end design of a formal high level synthesis system
حسب: Ul-Hasan, Masud
منشور في: (1993)

Back-end design of a formal high level synthesis system
حسب: Hasan, Masudul
منشور في: (1993)

Cannot write session to /tmp/vufind_sessions/sess_ju16jitj0l16v7i9jpb4kt1noh