Global memory mapping for FPGA-based reconfigurable systems
Synthesizing designs for FPGA-based reconfigurable systems involves the task of mapping variables and data structures of the application onto RAMs of the reconfigurable board. The variety in types and performance of onboard and on-chip RAMs, their proximity to the processing units, and the interconn...
Saved in:
| Main Author: | Ouaiss, Iyad (author) |
|---|---|
| Other Authors: | Vemiri, Ranga (author) |
| Format: | conferenceObject |
| Published: |
2001
|
| Online Access: | http://hdl.handle.net/10725/6692 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php https://www.researchgate.net/profile/Iyad_Ouaiss/publication/220950099_Global_memory_mapping_for_FPGA-based_reconfigurable_systems/links/0046352ee00bea81db000000.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Memory synthesis for FPGA-Based reconfigurable computers
by: Ouaiss, Iyad
Published: (2017) -
Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers
by: Ouaiss, I.
Published: (2017) -
Storage allocation for diverse FPGA memory specifications
by: Ouaiss, Iyad
Published: (2017) -
An integrated partitioning and synthesis system for dynamically reconfigurable Multi-FPGA architectures
by: Ouaiss, Iyad
Published: (2017) -
Hierarchical memory synthesis in reconfigurable computers
by: Ouaiss, Iyad Elias
Published: (2002)