An approach for redesign for testability at the register-transfer level
Published
Saved in:
| Main Author: | Harmanani, Haidar M. (author) |
|---|---|
| Other Authors: | Harfoush, Salam (author) |
| Format: | article |
| Published: |
2000
|
| Online Access: | http://hdl.handle.net/10725/5201 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A method for redesign for testability at the RT level
by: Harmanani, H.
Published: (2017) -
An approach to redesign for testability at the RT level using bist techniques. (c1997)
by: Harfouche, Salam S.
Published: (1997) -
An approach for redesigning in data path synthesis
by: Harmanani, Haidar
Published: (2017) -
Resource allocation and reallocation techniques in high-level synthesis with testability constraint
by: Harmanani, Haidar M.
Published: (1994) -
An improved method for RTL synthesis with testability tradeoffs
by: Harmanani, Haidar
Published: (2017)