SYNTEST
The article introduces a new high-level synthesis method for self-testable RTL designs. A basic feature of this method is a structural testability model which treats testability as a structural design style integrated in the design process. The main objective is to develop a system-level synthesis t...
Saved in:
| Main Author: | Harmanani, H. (author) |
|---|---|
| Other Authors: | Papchristou, C. (author), Chiu, S. (author) |
| Format: | conferenceObject |
| Published: |
2017
|
| Online Access: | http://hdl.handle.net/10725/5466 http://dx.doi.org/10.1109/ICCD.1991.139947 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php http://ieeexplore.ieee.org/abstract/document/139947/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
SYNTEST
by: Harmanani, H.
Published: (2017) -
An incremental approach for test scheduling and synthesis using genetic algorithms
by: Harmanani, H.
Published: (2017) -
A hybrid distributed test generation method using deterministic and genetic algorithms
by: Harmanani, H.
Published: (2017) -
A genetic algorithm for testable data path synthesis
by: Harmanani, H.
Published: (2017) -
A method for redesign for testability at the RT level
by: Harmanani, H.
Published: (2017)