Test bus assignment, sizing, and partitioning for system-on-chip
The test access mechanism (TAM) is an important element of test architectures for embedded cores and is responsible for on-chip test pattern transport from the source to the core under test to the sink. Efficient TAM design is of critical importance in system-on-chip integration since it directly im...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | article |
| Published: |
2007
|
| Online Access: | http://hdl.handle.net/10725/3528 http://dx.doi.org/10.1109/CJECE.2007.4413128 http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4413128 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | The test access mechanism (TAM) is an important element of test architectures for embedded cores and is responsible for on-chip test pattern transport from the source to the core under test to the sink. Efficient TAM design is of critical importance in system-on-chip integration since it directly impacts testing time and hardware cost. In this paper, an efficient genetic algorithm for designing test access architectures while investigating test bus sizing and concurrently assigning cores to test buses is proposed. Experimental results are presented to demonstrate that the proposed TAM optimization methodology provides efficient test bus designs with minimum testing time while outperforming reported techniques. |
|---|