Priority-Driven Area Optimization in High-Level Synthesis
One of the major enhancements that can be made to the high-level synthesis (HLS) process is reducing the overall area of a design in order to either decrease the manufacturing costs or to introduce more functionality to the circuit. Optimizing the area of the datapath is considered a primary field o...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | article |
| Published: |
2011
|
| Online Access: | http://hdl.handle.net/10725/3169 http://dx.doi.org/10.1142/S0218126611007803 http://www.worldscientific.com/doi/abs/10.1142/S0218126611007803 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1864513460179566592 |
|---|---|
| author | Abi Saad, Maria |
| author2 | Ouaiss, Iyad |
| author2_role | author |
| author_facet | Abi Saad, Maria Ouaiss, Iyad |
| author_role | author |
| dc.creator.none.fl_str_mv | Abi Saad, Maria Ouaiss, Iyad |
| dc.date.none.fl_str_mv | 2011 2016-02-24T13:11:47Z 2016-02-24T13:11:47Z 2016-02-24 |
| dc.identifier.none.fl_str_mv | 0218-1266 http://hdl.handle.net/10725/3169 http://dx.doi.org/10.1142/S0218126611007803 Saad, M. A., & Ouaiss, I. (2011). PRIORITY-DRIVEN AREA OPTIMIZATION IN HIGH-LEVEL SYNTHESIS. Journal of Circuits, Systems, and Computers, 20(06), 1131-1163. http://www.worldscientific.com/doi/abs/10.1142/S0218126611007803 |
| dc.language.none.fl_str_mv | ar |
| dc.relation.none.fl_str_mv | Journal of Circuits, Systems and Computers |
| dc.rights.*.fl_str_mv | info:eu-repo/semantics/openAccess |
| dc.title.none.fl_str_mv | Priority-Driven Area Optimization in High-Level Synthesis |
| dc.type.none.fl_str_mv | Article info:eu-repo/semantics/publishedVersion info:eu-repo/semantics/article |
| description | One of the major enhancements that can be made to the high-level synthesis (HLS) process is reducing the overall area of a design in order to either decrease the manufacturing costs or to introduce more functionality to the circuit. Optimizing the area of the datapath is considered a primary field of research in HLS. This work proposes an approach to reduce the area in field programmable gate array (FPGA) by simultaneously tackling the three central tasks of HLS. Scheduling, allocation, and binding are performed and the optimal solution based on area reduction is obtained by using simulated annealing with a priority function. The aim of the priority function is to guide the simulated annealing process into finding the best solution while at the same time incurring the least possible execution time. In order to achieve better results than the initial solution, rescheduling, swapping operations between functional units, swapping variables between registers, and swapping inputs to functional units are considered in the annealing process. A cost function is devised to evaluate a potential move's success or failure. The simulation environment "Eridanus" has been developed in order to support implementation and testing. Several benchmarks were tested and the numerical results consisting of the execution time along with the best solution were recorded to illustrate the performance of the proposed technique. Area reduction was obtained compared to the conventional HLS flow; furthermore, an average substantial reduction in design space exploration time was obtained compared to non-priority based area optimization techniques. |
| eu_rights_str_mv | openAccess |
| format | article |
| id | LAURepo_6ecb1b7fdcf728c051063c7a70596232 |
| identifier_str_mv | 0218-1266 Saad, M. A., & Ouaiss, I. (2011). PRIORITY-DRIVEN AREA OPTIMIZATION IN HIGH-LEVEL SYNTHESIS. Journal of Circuits, Systems, and Computers, 20(06), 1131-1163. |
| language_invalid_str_mv | ar |
| network_acronym_str | LAURepo |
| network_name_str | Lebanese American University repository |
| oai_identifier_str | oai:laur.lau.edu.lb:10725/3169 |
| publishDate | 2011 |
| repository.mail.fl_str_mv | |
| repository.name.fl_str_mv | |
| repository_id_str | |
| spelling | Priority-Driven Area Optimization in High-Level SynthesisAbi Saad, MariaOuaiss, IyadOne of the major enhancements that can be made to the high-level synthesis (HLS) process is reducing the overall area of a design in order to either decrease the manufacturing costs or to introduce more functionality to the circuit. Optimizing the area of the datapath is considered a primary field of research in HLS. This work proposes an approach to reduce the area in field programmable gate array (FPGA) by simultaneously tackling the three central tasks of HLS. Scheduling, allocation, and binding are performed and the optimal solution based on area reduction is obtained by using simulated annealing with a priority function. The aim of the priority function is to guide the simulated annealing process into finding the best solution while at the same time incurring the least possible execution time. In order to achieve better results than the initial solution, rescheduling, swapping operations between functional units, swapping variables between registers, and swapping inputs to functional units are considered in the annealing process. A cost function is devised to evaluate a potential move's success or failure. The simulation environment "Eridanus" has been developed in order to support implementation and testing. Several benchmarks were tested and the numerical results consisting of the execution time along with the best solution were recorded to illustrate the performance of the proposed technique. Area reduction was obtained compared to the conventional HLS flow; furthermore, an average substantial reduction in design space exploration time was obtained compared to non-priority based area optimization techniques.PublishedN/A2016-02-24T13:11:47Z2016-02-24T13:11:47Z20112016-02-24Articleinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/article0218-1266http://hdl.handle.net/10725/3169http://dx.doi.org/10.1142/S0218126611007803Saad, M. A., & Ouaiss, I. (2011). PRIORITY-DRIVEN AREA OPTIMIZATION IN HIGH-LEVEL SYNTHESIS. Journal of Circuits, Systems, and Computers, 20(06), 1131-1163.http://www.worldscientific.com/doi/abs/10.1142/S0218126611007803arJournal of Circuits, Systems and Computersinfo:eu-repo/semantics/openAccessoai:laur.lau.edu.lb:10725/31692016-08-23T08:08:19Z |
| spellingShingle | Priority-Driven Area Optimization in High-Level Synthesis Abi Saad, Maria |
| status_str | publishedVersion |
| title | Priority-Driven Area Optimization in High-Level Synthesis |
| title_full | Priority-Driven Area Optimization in High-Level Synthesis |
| title_fullStr | Priority-Driven Area Optimization in High-Level Synthesis |
| title_full_unstemmed | Priority-Driven Area Optimization in High-Level Synthesis |
| title_short | Priority-Driven Area Optimization in High-Level Synthesis |
| title_sort | Priority-Driven Area Optimization in High-Level Synthesis |
| url | http://hdl.handle.net/10725/3169 http://dx.doi.org/10.1142/S0218126611007803 http://www.worldscientific.com/doi/abs/10.1142/S0218126611007803 |