Priority-Driven Area Optimization in High-Level Synthesis
One of the major enhancements that can be made to the high-level synthesis (HLS) process is reducing the overall area of a design in order to either decrease the manufacturing costs or to introduce more functionality to the circuit. Optimizing the area of the datapath is considered a primary field o...
Saved in:
| Main Author: | Abi Saad, Maria (author) |
|---|---|
| Other Authors: | Ouaiss, Iyad (author) |
| Format: | article |
| Published: |
2011
|
| Online Access: | http://hdl.handle.net/10725/3169 http://dx.doi.org/10.1142/S0218126611007803 http://www.worldscientific.com/doi/abs/10.1142/S0218126611007803 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Efficient area optimization in high level synthesis using priority-driven simulated annealing. (c2009)
by: Abi Saad, Maria
Published: (2009) -
A parallel ant colony optimization to globally optimize area in high-level synthesis. (c2011)
by: Kozhaya, David Elias
Published: (2011) -
Layout Driven Binding In High Level Synthesis Using Reinforcement Learning
by: Melhem, Marie-Claire
Published: (2021) -
Distributed control in testable high-level synthesis with low area and power overhead
by: Harmanani, Harmanani
Published: (2017) -
Optimizing Functional Unit Binding During HighLevel Synthesis
by: Ouaiss, Iyad
Published: (2012)