Text this: A Simulated Annealing Algorithm for System-on-Chip Test Scheduling with, Power and Precedence Constraints