Register binding for FPGAs with embedded memory
The trend in new state-of-the-art FPGAs is to have large amounts of on-chip embedded memory blocks. These memory blocks are used to hold the input/output data for various applications. Existing register binding techniques in high-level synthesis aim at minimizing the storage requirements of circuits...
محفوظ في:
| المؤلف الرئيسي: | Ouaiss, I. (author) |
|---|---|
| مؤلفون آخرون: | Atat, H.A. (author) |
| التنسيق: | conferenceObject |
| منشور في: |
2017
|
| الوصول للمادة أونلاين: | http://hdl.handle.net/10725/5807 http://dx.doi.org/10.1109/FCCM.2004.49 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php http://ieeexplore.ieee.org/abstract/document/1364627/ |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
مواد مشابهة
-
Optimizing register binding in FPGAs using simulated annealing
حسب: Ouaiss, I.
منشور في: (2017) -
A Novel Register Binding Approach to Reduce Spurious Switching Activity in High-Level Synthesis
حسب: Ouaiss, Iyad
منشور في: (2011) -
Enhanced Technology Mapping for FPGAs with Exploration of Cell Configurations
حسب: Ouaiss, Iyad
منشور في: (2015) -
Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers
حسب: Ouaiss, I.
منشور في: (2017) -
A Neural Networks Algorithm for the Minimum Colouring Problem Using FPGAs†
حسب: Harmanani, Haidar
منشور في: (2010)