A novel approach to reduce spurious switching activity in high-level synthesis. (c2009)
Includes bibliographical references (l. 103-105).
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| التنسيق: | masterThesis |
| منشور في: |
2009
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | http://hdl.handle.net/10725/107 https://doi.org/10.26756/th.2009.3 |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
| _version_ | 1864513476970414080 |
|---|---|
| author | Aaraj (El), Elie |
| author_facet | Aaraj (El), Elie |
| author_role | author |
| dc.creator.none.fl_str_mv | Aaraj (El), Elie |
| dc.date.none.fl_str_mv | 2009 2009-01-05 2010-09-24T06:08:59Z 2010-09-24T06:08:59Z 2010-09-24 |
| dc.identifier.none.fl_str_mv | http://hdl.handle.net/10725/107 https://doi.org/10.26756/th.2009.3 |
| dc.language.none.fl_str_mv | en |
| dc.rights.*.fl_str_mv | info:eu-repo/semantics/openAccess |
| dc.subject.none.fl_str_mv | Switching theory Electric circuit analysis Power electronics |
| dc.title.none.fl_str_mv | A novel approach to reduce spurious switching activity in high-level synthesis. (c2009) |
| dc.type.none.fl_str_mv | Thesis info:eu-repo/semantics/publishedVersion info:eu-repo/semantics/masterThesis |
| description | Includes bibliographical references (l. 103-105). |
| eu_rights_str_mv | openAccess |
| format | masterThesis |
| id | LAURepo_c86769f07e746c4fd1be1d733132ea37 |
| language_invalid_str_mv | en |
| network_acronym_str | LAURepo |
| network_name_str | Lebanese American University repository |
| oai_identifier_str | oai:laur.lau.edu.lb:10725/107 |
| publishDate | 2009 |
| repository.mail.fl_str_mv | |
| repository.name.fl_str_mv | |
| repository_id_str | |
| spelling | A novel approach to reduce spurious switching activity in high-level synthesis. (c2009)Aaraj (El), ElieSwitching theoryElectric circuit analysisPower electronicsIncludes bibliographical references (l. 103-105).Optimizing area and timing have long been considered to be the main design challenges in high-level synthesis. A lot of research has been conducted in this area and many techniques to improve performance have been suggested. However, as design applications become more power sensitive, and with the emergence of portable devices that operate under stringent power constraints, power consumption surfaced as a major issue to consider in the design and optimization processes. This work studies the effects of binding and scheduling on power consumption in high-level synthesis by analyzing unnecessary switching. The major contribution of this work is to reduce the spurious switching activities in a circuit. For this purpose, all spurious and non-spurious switching inputs in a circuit were identified and many techniques were studied to find the optimal register bindings without inducing any increase in the number of storage elements. Power reduction was attained through altering register bindings using a cool-down simulated annealing approach. In order to test these techniques, a high-level synthesis environment, "Eridanus", was developed and several benchmarks consisting of various complexities have been tested. Using the approach suggested in this work, spurious switching activity was reduced by 40% on average.1 CD (4 3/4 in.); xiv, 115 leaves: ill. + 1 hard copy available at Byblos Library.2010-09-24T06:08:59Z2010-09-24T06:08:59Z20092010-09-242009-01-05Thesisinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/masterThesishttp://hdl.handle.net/10725/107https://doi.org/10.26756/th.2009.3eninfo:eu-repo/semantics/openAccessoai:laur.lau.edu.lb:10725/1072020-11-20T08:00:27Z |
| spellingShingle | A novel approach to reduce spurious switching activity in high-level synthesis. (c2009) Aaraj (El), Elie Switching theory Electric circuit analysis Power electronics |
| status_str | publishedVersion |
| title | A novel approach to reduce spurious switching activity in high-level synthesis. (c2009) |
| title_full | A novel approach to reduce spurious switching activity in high-level synthesis. (c2009) |
| title_fullStr | A novel approach to reduce spurious switching activity in high-level synthesis. (c2009) |
| title_full_unstemmed | A novel approach to reduce spurious switching activity in high-level synthesis. (c2009) |
| title_short | A novel approach to reduce spurious switching activity in high-level synthesis. (c2009) |
| title_sort | A novel approach to reduce spurious switching activity in high-level synthesis. (c2009) |
| topic | Switching theory Electric circuit analysis Power electronics |
| url | http://hdl.handle.net/10725/107 https://doi.org/10.26756/th.2009.3 |