Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011)
Includes bibliographical references (leaves 53-55).
Saved in:
| Main Author: | |
|---|---|
| Format: | masterThesis |
| Published: |
2011
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10725/963 https://doi.org/10.26756/th.2011.16 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1864513455663349760 |
|---|---|
| author | Zgheib, Grace Joseph |
| author_facet | Zgheib, Grace Joseph |
| author_role | author |
| dc.creator.none.fl_str_mv | Zgheib, Grace Joseph |
| dc.date.none.fl_str_mv | 2011-11-04T08:31:36Z 2011-11-04T08:31:36Z 2011 2011-11-04 2011-08-02 |
| dc.identifier.none.fl_str_mv | http://hdl.handle.net/10725/963 https://doi.org/10.26756/th.2011.16 |
| dc.language.none.fl_str_mv | en |
| dc.rights.*.fl_str_mv | info:eu-repo/semantics/openAccess |
| dc.subject.none.fl_str_mv | Field programmable gate arrays Programmable logic devices -- Design and construction Logic circuits -- Design and construction Data mining |
| dc.title.none.fl_str_mv | Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011) |
| dc.type.none.fl_str_mv | Thesis info:eu-repo/semantics/publishedVersion info:eu-repo/semantics/masterThesis |
| description | Includes bibliographical references (leaves 53-55). |
| eu_rights_str_mv | openAccess |
| format | masterThesis |
| id | LAURepo_ddd78bd65288beb095ecb2bad165ac8e |
| language_invalid_str_mv | en |
| network_acronym_str | LAURepo |
| network_name_str | Lebanese American University repository |
| oai_identifier_str | oai:laur.lau.edu.lb:10725/963 |
| publishDate | 2011 |
| repository.mail.fl_str_mv | |
| repository.name.fl_str_mv | |
| repository_id_str | |
| spelling | Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011)Zgheib, Grace JosephField programmable gate arraysProgrammable logic devices -- Design and constructionLogic circuits -- Design and constructionData miningIncludes bibliographical references (leaves 53-55).In the state of the art Field-Programmable Gate Arrays (FPGAs), logic circuits are synthesized and mapped on clusters of look-up tables. However, when additions need to be performed, an adder along with a carry-chain is used to ensure a fast execution of such an arithmetic operation. This carry-chain is a dedicated wire available in the architecture of the FPGA and is as such independent of the external programmable routing resources. The proposed idea introduces variable-structure Boolean matching as well as decomposition of mapped functions in order to take advantage of the carry-chains when they are not used for addition operations. Previously synthesized and mapped logic functions are adapted so that their outputs are routed using the dedicated carry-chains instead of the external programmable interconnects. Mapping onto these chains yields a reduction in the overall external routing resources as well as the general routing congestion. Moreover, a generic software platform was developed allowing users to identify and test various basic-unit structures and compare their performances on particular logic circuits depending on criteria specified by the user. Such structures may vary from currently available FPGA architectures to customized theoretical structures well-suited for a specific design(s). This tool can also propose particular cell structures to map logic circuits while respecting the user's constraints and insuring the optimization of specific parameters.1 bound copy: xii, 98 leaves; ill.; 30 cm. available at RNL.2011-11-04T08:31:36Z2011-11-04T08:31:36Z20112011-11-042011-08-02Thesisinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/masterThesishttp://hdl.handle.net/10725/963https://doi.org/10.26756/th.2011.16eninfo:eu-repo/semantics/openAccessoai:laur.lau.edu.lb:10725/9632020-11-20T08:00:26Z |
| spellingShingle | Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011) Zgheib, Grace Joseph Field programmable gate arrays Programmable logic devices -- Design and construction Logic circuits -- Design and construction Data mining |
| status_str | publishedVersion |
| title | Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011) |
| title_full | Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011) |
| title_fullStr | Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011) |
| title_full_unstemmed | Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011) |
| title_short | Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011) |
| title_sort | Enhanced technology mapping for FPGAs with exploration of cell configurations. (c2011) |
| topic | Field programmable gate arrays Programmable logic devices -- Design and construction Logic circuits -- Design and construction Data mining |
| url | http://hdl.handle.net/10725/963 https://doi.org/10.26756/th.2011.16 |