Hierarchical memory synthesis in reconfigurable computers
A Reconfigurable Computer (RC) is a hardware platform that typically includes several programmable devices, memory devices, and possibly specialized devices such as analog-to-digital converters. Such high-performance platforms are capable of accommodating large designs while avoiding the time-to-mar...
محفوظ في:
| المؤلف الرئيسي: | |
|---|---|
| التنسيق: | masterThesis |
| منشور في: |
2002
|
| الوصول للمادة أونلاين: | http://hdl.handle.net/10725/7048 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php https://etd.ohiolink.edu/pg_10?0::NO:10:P10_ACCESSION_NUM:ucin1033498452 |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
| _version_ | 1864513481388064768 |
|---|---|
| author | Ouaiss, Iyad Elias |
| author_facet | Ouaiss, Iyad Elias |
| author_role | author |
| dc.creator.none.fl_str_mv | Ouaiss, Iyad Elias |
| dc.date.none.fl_str_mv | 2002 2018-02-07T12:41:54Z 2018-02-07T12:41:54Z 2018-02-07 |
| dc.identifier.none.fl_str_mv | http://hdl.handle.net/10725/7048 OUAISS, I. (2002). Hierarchical memory synthesis in reconfigurable computers (Doctoral dissertation, University of Cincinnati). http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php https://etd.ohiolink.edu/pg_10?0::NO:10:P10_ACCESSION_NUM:ucin1033498452 |
| dc.language.none.fl_str_mv | en |
| dc.publisher.none.fl_str_mv | University of Cincinnati |
| dc.rights.*.fl_str_mv | info:eu-repo/semantics/openAccess |
| dc.title.none.fl_str_mv | Hierarchical memory synthesis in reconfigurable computers |
| dc.type.none.fl_str_mv | Thesis info:eu-repo/semantics/publishedVersion info:eu-repo/semantics/masterThesis |
| description | A Reconfigurable Computer (RC) is a hardware platform that typically includes several programmable devices, memory devices, and possibly specialized devices such as analog-to-digital converters. Such high-performance platforms are capable of accommodating large designs while avoiding the time-to-market associated with ASIC implementations. This work addresses the process of mapping data structures of an application onto the storage elements of RCs with hierarchical memories. In order to optimize the placement of data, several aspects of data mapping are addressed. Input specification styles and synthesis-related issues, physical resource conflicts and arbitration issues, several memory mapping techniques, and interaction between memory mapping and logic partitioning are presented and discussed. The state-of-the-art in reconfigurable computers and their memory subsystems is reviewed and RCs are classified based on their architectures. The importance of hierarchical memories in RCs and the trend in increasing complexity is discussed. A specification model that is well-suited for the memory mapping problem is introduced and the synthesis mechanism involved is described. Several memory mapping techniques are presented and their applicability on existing hardware platforms is discussed. Integer Linear Programming (ILP) formulations are used and assignment techniques that cater to different RC features are developed. With this Technique, small to medium sized designs are solved in a reasonable amount of time. Furthermore, these solutions are optimal. On the other hand, with large sized designs, these ILP techniques become time consuming. Because of their slow execution speed and the complexity of the problem, a novel methodology that speeds up the execution while retaining a high mapping quality is introduced. This methodology divides the mapping process into two, global/detailed, sequential steps (ILP-based) and produces fast mappings at a relatively small quality cost. One important issue when dealing with the memory assignment problem is resource conflicts. If the number of physical memories on the RC is limited, the assignment is forced to reuse these resources thus creating access conflicts. This problem is presented and an efficient arbitration solution that is well-suited for RC environments is proposed and implemented. Finally, memory mapping techniques are extended to interface with logic partitioning tools. A full spatial partitioning framework is presented where memory mapping interacts with logic partitioning and optimizes the overall placement of both computations as well as data in the design. |
| eu_rights_str_mv | openAccess |
| format | masterThesis |
| id | LAURepo_f2673718a4acebeef7157cdc184cec6f |
| identifier_str_mv | OUAISS, I. (2002). Hierarchical memory synthesis in reconfigurable computers (Doctoral dissertation, University of Cincinnati). |
| language_invalid_str_mv | en |
| network_acronym_str | LAURepo |
| network_name_str | Lebanese American University repository |
| oai_identifier_str | oai:laur.lau.edu.lb:10725/7048 |
| publishDate | 2002 |
| publisher.none.fl_str_mv | University of Cincinnati |
| repository.mail.fl_str_mv | |
| repository.name.fl_str_mv | |
| repository_id_str | |
| spelling | Hierarchical memory synthesis in reconfigurable computersOuaiss, Iyad EliasA Reconfigurable Computer (RC) is a hardware platform that typically includes several programmable devices, memory devices, and possibly specialized devices such as analog-to-digital converters. Such high-performance platforms are capable of accommodating large designs while avoiding the time-to-market associated with ASIC implementations. This work addresses the process of mapping data structures of an application onto the storage elements of RCs with hierarchical memories. In order to optimize the placement of data, several aspects of data mapping are addressed. Input specification styles and synthesis-related issues, physical resource conflicts and arbitration issues, several memory mapping techniques, and interaction between memory mapping and logic partitioning are presented and discussed. The state-of-the-art in reconfigurable computers and their memory subsystems is reviewed and RCs are classified based on their architectures. The importance of hierarchical memories in RCs and the trend in increasing complexity is discussed. A specification model that is well-suited for the memory mapping problem is introduced and the synthesis mechanism involved is described. Several memory mapping techniques are presented and their applicability on existing hardware platforms is discussed. Integer Linear Programming (ILP) formulations are used and assignment techniques that cater to different RC features are developed. With this Technique, small to medium sized designs are solved in a reasonable amount of time. Furthermore, these solutions are optimal. On the other hand, with large sized designs, these ILP techniques become time consuming. Because of their slow execution speed and the complexity of the problem, a novel methodology that speeds up the execution while retaining a high mapping quality is introduced. This methodology divides the mapping process into two, global/detailed, sequential steps (ILP-based) and produces fast mappings at a relatively small quality cost. One important issue when dealing with the memory assignment problem is resource conflicts. If the number of physical memories on the RC is limited, the assignment is forced to reuse these resources thus creating access conflicts. This problem is presented and an efficient arbitration solution that is well-suited for RC environments is proposed and implemented. Finally, memory mapping techniques are extended to interface with logic partitioning tools. A full spatial partitioning framework is presented where memory mapping interacts with logic partitioning and optimizes the overall placement of both computations as well as data in the design.N/A222 p: illUniversity of Cincinnati2018-02-07T12:41:54Z2018-02-07T12:41:54Z20022018-02-07Thesisinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/masterThesishttp://hdl.handle.net/10725/7048OUAISS, I. (2002). Hierarchical memory synthesis in reconfigurable computers (Doctoral dissertation, University of Cincinnati).http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.phphttps://etd.ohiolink.edu/pg_10?0::NO:10:P10_ACCESSION_NUM:ucin1033498452eninfo:eu-repo/semantics/openAccessoai:laur.lau.edu.lb:10725/70482021-03-19T10:03:29Z |
| spellingShingle | Hierarchical memory synthesis in reconfigurable computers Ouaiss, Iyad Elias |
| status_str | publishedVersion |
| title | Hierarchical memory synthesis in reconfigurable computers |
| title_full | Hierarchical memory synthesis in reconfigurable computers |
| title_fullStr | Hierarchical memory synthesis in reconfigurable computers |
| title_full_unstemmed | Hierarchical memory synthesis in reconfigurable computers |
| title_short | Hierarchical memory synthesis in reconfigurable computers |
| title_sort | Hierarchical memory synthesis in reconfigurable computers |
| url | http://hdl.handle.net/10725/7048 http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php https://etd.ohiolink.edu/pg_10?0::NO:10:P10_ACCESSION_NUM:ucin1033498452 |